APA aipamena

Baker, R. J. (2008). CMOS circuit design, layout, and simulation. Piscataway, NJ,Hoboken, NJ: IEEE Press,Wiley-Interscience.

Chicago Style aipamena

Baker, R. Jacob. CMOS Circuit Design, Layout, and Simulation. Piscataway, NJ,Hoboken, NJ: IEEE Press,Wiley-Interscience, 2008.

MLA aipamena

Baker, R. Jacob. CMOS Circuit Design, Layout, and Simulation. Piscataway, NJ,Hoboken, NJ: IEEE Press,Wiley-Interscience, 2008.

Kontuz: berrikusi erreferentzia hauek erabili aurretik.