APA aipamena

Baker, R. J. (2019). CMOS: Circuit Design, Layout, and Simulation. Newark: John Wiley &​ Sons, Incorporated.

Chicago Style aipamena

Baker, R. Jacob. CMOS: Circuit Design, Layout, and Simulation. Newark: John Wiley &​ Sons, Incorporated, 2019.

MLA aipamena

Baker, R. Jacob. CMOS: Circuit Design, Layout, and Simulation. Newark: John Wiley &​ Sons, Incorporated, 2019.

Kontuz: berrikusi erreferentzia hauek erabili aurretik.