A Study of High-Performance Frequency Synthesizer Based on Digital Bang-Bang Phase-Locked Loop for Wireless Applications
Chapter 1. Fractional-N Digital Bang-Bang PLLs; Chapter 2. Frequency Aid Technique; Chapter 3. LMS Calibration Loop; ...
Uloženo v:
| Hlavní autor: | Vo Tuan Minh |
|---|---|
| Jazyk: | eng |
| Vydáno: |
Politecnico di Milano
|
| On-line přístup: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2796 |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Podobné jednotky
-
Phase-locked loop synthesizer simulation
Autor: Bianchi, Giovanni
Vydáno: (2005) -
Phase-locked loop synthesizer simulation
Autor: Bianchi, Giovanni
Vydáno: (2005) -
Phase-locked loop synthesizer simulation /
Autor: Bianchi, Giovanni.
Vydáno: (2005) -
Phase-locked loop synthesizer simulation
Autor: Bianchi, Giovanni.
Vydáno: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
Autor: Purkayastha, Basab Bijoy, a další
Vydáno: (2015)