A Study of High-Performance Frequency Synthesizer Based on Digital Bang-Bang Phase-Locked Loop for Wireless Applications
Chapter 1. Fractional-N Digital Bang-Bang PLLs; Chapter 2. Frequency Aid Technique; Chapter 3. LMS Calibration Loop; ...
Wedi'i Gadw mewn:
| Prif Awdur: | Vo Tuan Minh |
|---|---|
| Iaith: | eng |
| Cyhoeddwyd: |
Politecnico di Milano
|
| Mynediad Ar-lein: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2796 |
| Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Eitemau Tebyg
-
Phase-locked loop synthesizer simulation
gan: Bianchi, Giovanni
Cyhoeddwyd: (2005) -
Phase-locked loop synthesizer simulation
gan: Bianchi, Giovanni
Cyhoeddwyd: (2005) -
Phase-locked loop synthesizer simulation /
gan: Bianchi, Giovanni.
Cyhoeddwyd: (2005) -
Phase-locked loop synthesizer simulation
gan: Bianchi, Giovanni.
Cyhoeddwyd: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
gan: Purkayastha, Basab Bijoy, et al.
Cyhoeddwyd: (2015)