A Study of High-Performance Frequency Synthesizer Based on Digital Bang-Bang Phase-Locked Loop for Wireless Applications
Chapter 1. Fractional-N Digital Bang-Bang PLLs; Chapter 2. Frequency Aid Technique; Chapter 3. LMS Calibration Loop; ...
Gorde:
| Egile nagusia: | Vo Tuan Minh |
|---|---|
| Hizkuntza: | eng |
| Argitaratua: |
Politecnico di Milano
|
| Sarrera elektronikoa: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2796 |
| Etiketak: |
Etiketa erantsi
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Antzeko izenburuak
-
Phase-locked loop synthesizer simulation
nork: Bianchi, Giovanni
Argitaratua: (2005) -
Phase-locked loop synthesizer simulation
nork: Bianchi, Giovanni
Argitaratua: (2005) -
Phase-locked loop synthesizer simulation /
nork: Bianchi, Giovanni.
Argitaratua: (2005) -
Phase-locked loop synthesizer simulation
nork: Bianchi, Giovanni.
Argitaratua: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
nork: Purkayastha, Basab Bijoy, et al.
Argitaratua: (2015)