A Study of High-Performance Frequency Synthesizer Based on Digital Bang-Bang Phase-Locked Loop for Wireless Applications
Chapter 1. Fractional-N Digital Bang-Bang PLLs; Chapter 2. Frequency Aid Technique; Chapter 3. LMS Calibration Loop; ...
Gardado en:
| Autor Principal: | Vo Tuan Minh |
|---|---|
| Idioma: | eng |
| Publicado: |
Politecnico di Milano
|
| Acceso en liña: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2796 |
| Các nhãn: |
Engadir etiqueta
Sen Etiquetas, Sexa o primeiro en etiquetar este rexistro!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Títulos similares
-
Phase-locked loop synthesizer simulation
por: Bianchi, Giovanni
Publicado: (2005) -
Phase-locked loop synthesizer simulation
por: Bianchi, Giovanni
Publicado: (2005) -
Phase-locked loop synthesizer simulation /
por: Bianchi, Giovanni.
Publicado: (2005) -
Phase-locked loop synthesizer simulation
por: Bianchi, Giovanni.
Publicado: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
por: Purkayastha, Basab Bijoy, et al.
Publicado: (2015)