A Study of High-Performance Frequency Synthesizer Based on Digital Bang-Bang Phase-Locked Loop for Wireless Applications
Chapter 1. Fractional-N Digital Bang-Bang PLLs; Chapter 2. Frequency Aid Technique; Chapter 3. LMS Calibration Loop; ...
保存先:
| 第一著者: | Vo Tuan Minh |
|---|---|
| 言語: | eng |
| 出版事項: |
Politecnico di Milano
|
| オンライン・アクセス: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2796 |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
類似資料
-
Phase-locked loop synthesizer simulation
著者:: Bianchi, Giovanni
出版事項: (2005) -
Phase-locked loop synthesizer simulation
著者:: Bianchi, Giovanni
出版事項: (2005) -
Phase-locked loop synthesizer simulation /
著者:: Bianchi, Giovanni.
出版事項: (2005) -
Phase-locked loop synthesizer simulation
著者:: Bianchi, Giovanni.
出版事項: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
著者:: Purkayastha, Basab Bijoy, 等
出版事項: (2015)