A design of 32KB SRAM combining row and column redundancy.
Chicago Style CitationA Design of 32KB SRAM Combining Row and Column Redundancy.
Cita MLAA Design of 32KB SRAM Combining Row and Column Redundancy.
Atenció: Aquestes cites poden no estar 100% correctes.