A design of 32KB SRAM combining row and column redundancy.
Chicago Style aipamenaA Design of 32KB SRAM Combining Row and Column Redundancy.
MLA aipamenaA Design of 32KB SRAM Combining Row and Column Redundancy.
Kontuz: berrikusi erreferentzia hauek erabili aurretik.