A design of 32KB SRAM combining row and column redundancy.
Trích dẫn kiểu ChicagoA Design of 32KB SRAM Combining Row and Column Redundancy.
MLA引文A Design of 32KB SRAM Combining Row and Column Redundancy.
警告：這些引文格式不一定是100％准確.
APA引文