Implementation of a dynamic partial reconfigurable FPGA framework for flexible network on chip