Truong, Q. D., Duong, N. P., & Lee, H. (2024). Efficient Low-Latency Hardware Architecture for Module-Lattice-Based Digital Signature Standard. IEEE.
シカゴスタイル引用形Truong, Quang Dang, Ngoc Phap Duong, , Hanho Lee. Efficient Low-Latency Hardware Architecture for Module-Lattice-Based Digital Signature Standard. IEEE, 2024.
MLA引用形式Truong, Quang Dang, Ngoc Phap Duong, , Hanho Lee. Efficient Low-Latency Hardware Architecture for Module-Lattice-Based Digital Signature Standard. IEEE, 2024.
警告: この引用は必ずしも正確ではありません.