SVA: The Power of Assertions in System Verilog - Cerny, Eduard (Springer, 2015)