High-Level Modeling and Synthesis of Analog Integrated Systems
Wedi'i Gadw mewn:
Prif Awduron: | Martens, Ewout S. J., Gielen, Georges |
---|---|
Fformat: | Llyfr |
Iaith: | English |
Cyhoeddwyd: |
Springer Netherlands
2020
|
Pynciau: | |
Mynediad Ar-lein: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85203 |
Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
Eitemau Tebyg
-
Analog Integrated Circuit Design Automation
gan: Martins, Ricardo, et al.
Cyhoeddwyd: (2020) -
Transaction-Level Power Modeling
gan: Darwish, Amr Baher, et al.
Cyhoeddwyd: (2020) -
Structured Analog CMOS Design
gan: Stefanovic, Danica, et al.
Cyhoeddwyd: (2020) -
Optimized ASIP Synthesis from Architecture Description Language Models
gan: Schliebusch, Oliver, et al.
Cyhoeddwyd: (2020) -
Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
gan: Lourenço, Nuno, et al.
Cyhoeddwyd: (2020)