High-Level Modeling and Synthesis of Analog Integrated Systems
Đã lưu trong:
Những tác giả chính: | Martens, Ewout S. J., Gielen, Georges |
---|---|
Formáid: | Leabhar |
Teanga: | English |
Foilsithe: |
Springer Netherlands
2020
|
Ábhair: | |
Rochtain Ar Líne: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85203 |
Clibeanna: |
Cuir Clib Leis
Gan Chlibeanna, Bí ar an gcéad duine leis an taifead seo a chlibeáil!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
Míreanna Comhchosúla
-
Analog Integrated Circuit Design Automation
le: Martins, Ricardo, et al.
Foilsithe: (2020) -
Transaction-Level Power Modeling
le: Darwish, Amr Baher, et al.
Foilsithe: (2020) -
Structured Analog CMOS Design
le: Stefanovic, Danica, et al.
Foilsithe: (2020) -
Optimized ASIP Synthesis from Architecture Description Language Models
le: Schliebusch, Oliver, et al.
Foilsithe: (2020) -
Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
le: Lourenço, Nuno, et al.
Foilsithe: (2020)