Functional Design Errors in Digital Circuits

Côd QR

Functional Design Errors in Digital Circuits

Wedi'i Gadw mewn:

Manylion Llyfryddiaeth
Prif Awduron:	Chang, Kai-hui, Markov, Igor L., Bertacco, Valeria
Fformat:	Llyfr
Iaith:	English
Cyhoeddwyd:	Springer Netherlands 2020
Pynciau:	Engineering Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Logic Design
Mynediad Ar-lein:	https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85287
Tagiau:	Ychwanegu Tag Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!

Thư viện lưu trữ:	Thư viện Trường Đại học Đà Lạt

Eitemau Tebyg

Routing Congestion in VLSI Circuits
gan: Saxena, Prashant, et al.
Cyhoeddwyd: (2020)

Rapid Prototyping of Digital Systems
gan: Hamblen, James O., et al.
Cyhoeddwyd: (2020)

Digital Design and Implementation with Field Programmable Devices
gan: Navabi, Zainalabedin
Cyhoeddwyd: (2020)

Embedded System Design
gan: Gajski, Daniel D., et al.
Cyhoeddwyd: (2020)

Collaborative Design and Planning for Digital Manufacturing
gan: Wang, Lihui, et al.
Cyhoeddwyd: (2020)

Inverse Problems in Electric Circuits and Electromagnetics
gan: Korovkin, N.V., et al.
Cyhoeddwyd: (2020)

Standardized Functional Verification
gan: Wiemann, Alan
Cyhoeddwyd: (2020)

Models for Computer Aided Tolerancing in Design and Manufacturing
gan: Davidson, Joseph K.
Cyhoeddwyd: (2020)

Functional Verification Coverage Measurement and Analysis
gan: Piziali, Andrew
Cyhoeddwyd: (2020)

Nanosystems Design and Technology
gan: DeMicheli, Giovanni, et al.
Cyhoeddwyd: (2020)

Assertion-Based Design
gan: Foster, Harry D., et al.
Cyhoeddwyd: (2020)

Digital Transformation of the Design, Construction and Management Processes of the Built Environment
gan: Daniotti, Bruno, et al.
Cyhoeddwyd: (2020)

CMOS Current-Mode Circuits for Data Communications
gan: Yuan, Fei
Cyhoeddwyd: (2020)

The Universal Generating Function in Reliability Analysis and Optimization
gan: Levitin, Gregory
Cyhoeddwyd: (2020)

Designing Inclusive Futures
gan: Langdon, P., et al.
Cyhoeddwyd: (2020)

Design for Manufacturability and Statistical Design
gan: Orshansky, Michael, et al.
Cyhoeddwyd: (2020)

Design Computing and Cognition '08
gan: Gero, John S., et al.
Cyhoeddwyd: (2020)

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
gan: Mohanty, Saraju P., et al.
Cyhoeddwyd: (2020)

Open Verification Methodology Cookbook
gan: Glasser, Mark
Cyhoeddwyd: (2020)

Designing with Video
gan: Ylirisku, Salu Pekka, et al.
Cyhoeddwyd: (2020)

Proceedings of the 2019 DigitalFUTURES
gan: Yuan, Philip F., et al.
Cyhoeddwyd: (2020)

Designing with Computational Intelligence
gan: Nedjah, Nadia, et al.
Cyhoeddwyd: (2020)

Full-Chip Nanometer Routing Techniques
gan: Ho, Tsung-Yi, et al.
Cyhoeddwyd: (2020)

Advances on Mechanics, Design Engineering and Manufacturing
gan: Eynard, Benoit, et al.
Cyhoeddwyd: (2020)

Solid Modeling and Applications
gan: Um, Dugan
Cyhoeddwyd: (2020)

DRM, a Design Research Methodology
gan: Blessing, Lucienne T.M., et al.
Cyhoeddwyd: (2020)

Nanometer Technology Designs
gan: Ahmed, Nisar
Cyhoeddwyd: (2020)

Collaborative Product Design and Manufacturing Methodologies and Applications
gan: Li, Wei Dong, et al.
Cyhoeddwyd: (2020)

Design Theory
gan: Masson, Pascal Le, et al.
Cyhoeddwyd: (2020)

Static Timing Analysis for Nanometer Designs
gan: Bhasker, J., et al.
Cyhoeddwyd: (2020)

Design for Manufacturability and Yield for Nano-Scale CMOS
gan: Chiang, Charles, et al.
Cyhoeddwyd: (2020)

Advanced Design and Manufacturing Based on STEP
gan: Xu, Xun, et al.
Cyhoeddwyd: (2020)

Global Design to Gain a Competitive Edge
gan: Yan, Xiu-Tian, et al.
Cyhoeddwyd: (2020)

Design of Embedded Control Systems
gan: Adamski, Marian Andrzej, et al.
Cyhoeddwyd: (2020)

Humanizing Digital Reality. 1st ed. 2018
gan: Rycke, Klaas De, et al.
Cyhoeddwyd: (2020)

3D Manufacturing Innovation
gan: Toriya, Hiroshi
Cyhoeddwyd: (2020)

Advanced Design and Manufacture to Gain a Competitive Edge
gan: Yan, Xiu-Tian, et al.
Cyhoeddwyd: (2020)

Computational Morphologies. 1st ed. 2018
gan: Rossi, Michela, et al.
Cyhoeddwyd: (2020)

Timing Optimization Through Clock Skew Scheduling
gan: Kourtev, Ivan S., et al.
Cyhoeddwyd: (2020)

Clocking in Modern VLSI Systems
gan: Xanthopoulos, Thucydides
Cyhoeddwyd: (2020)