VHDL for engineers

VHDL for Engineers, First Edition is perfect for anyone with a basic understanding of logic design and a minimal background in programming who desires to learn how to design digital systems using VHDL. No prior experience with VHDL is required. This text teaches readers how to design and simulate di...

Disgrifiad llawn

Wedi'i Gadw mewn:

Manylion Llyfryddiaeth
Prif Awdur:	Short, Kenneth L.
Fformat:	Llyfr
Iaith:	Undetermined
Cyhoeddwyd:	Harlow, Essex Pearson 2014
Pynciau:	VHDL (Ngôn ngữ mô tả phần cứng máy tính),VHDL (Computer hardware description language)
Tagiau:	Ychwanegu Tag Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!

Thư viện lưu trữ:	Trung tâm Học liệu Trường Đại học Cần Thơ

Byddwch y cyntaf i adael sylw!

VHDL for engineers

Eitemau Tebyg