Phase-locked loop synthesizer simulation /
Wedi'i Gadw mewn:
| Prif Awdur: | Bianchi, Giovanni. |
|---|---|
| Fformat: | Sách giấy |
| Cyhoeddwyd: |
New York :
McGraw-Hill,
c2005.
|
| Cyfres: | McGraw-Hill electronic engineering series
|
| Pynciau: | |
| Mynediad Ar-lein: | Table of contents only Contributor biographical information Publisher description |
| Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
| Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
|---|
Eitemau Tebyg
-
Phase-locked loop synthesizer simulation
gan: Bianchi, Giovanni
Cyhoeddwyd: (2005) -
Phase-locked loop synthesizer simulation
gan: Bianchi, Giovanni
Cyhoeddwyd: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
gan: Purkayastha, Basab Bijoy, et al.
Cyhoeddwyd: (2015) -
Phase-locked loop synthesizer simulation
gan: Bianchi, Giovanni.
Cyhoeddwyd: (2005) -
Catalytic enantioselective strecker reactions and analogous syntheses /
gan: Groger, Harald.


