|
|
|
|
LEADER |
01889nam a2200229Ia 4500 |
001 |
TDMU_35574 |
008 |
210410s9999 xx 000 0 und d |
082 |
|
|
|a 658.4
|
090 |
|
|
|b R100
|
100 |
|
|
|a Rabaey, Jan M
|
245 |
|
0 |
|a Digital integrated circuits
|
245 |
|
2 |
|b a design perspective
|
245 |
|
0 |
|c Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic
|
260 |
|
|
|a NJ.
|
260 |
|
|
|b Prentice Hall
|
260 |
|
|
|c 2003
|
300 |
|
|
|a xxii, 761 p.
|
520 |
|
|
|g part 1.
|t Fabrics --
|g Ch. 1.
|t Introduction --
|g Ch. 2.
|t Manufacturing Process --
|t Design Methodology Insert A: IC LAYOUT --
|g Ch. 3.
|t Devices --
|t Design Methodology Insert B: Circuit Simulation --
|g Ch. 4.
|t Wire --
|g part 2.
|t Circuit Perspective --
|g Ch. 5.
|t CMOS Inverter --
|g Ch. 6.
|t Designing Combinational Logic Gates in CMOS --
|t Design Methodology Insert C: How to Simulate Complex Logic Circuits --
|t Design Methodology Insert D: Layout Techniques for Complex Gates --
|g Ch. 7.
|t Designing Sequential Logic Circuits --
|g part 3.
|t System Perspective --
|g Ch. 8.
|t Implementation Strategies for Digital ICS --
|t Design Methodology Insert E: Characterizing Logic and Sequential Cells --
|t Design Methodology Insert F: Design Synthesis --
|g Ch. 9.
|t Coping with Interconnect --
|g Ch. 10.
|t Timing Issues in Digital Circuits --
|t Design Methodology Insert G: Design Verification --
|g Ch. 11.
|t Designing Arithmetic Building Blocks --
|g Ch. 12.
|t Designing Memory and Array Structures --
|t Design Methodology Insert H: Validation and Test of Manufactured Circuits.; Includes bibliographical references and index
|
650 |
|
|
|a Digital integrated circuits
|x Design and construction; Mạch tích hợp kỹ thuật số
|x Thiết kế và xây dựng
|
700 |
|
|
|a Chandrakasan, Anantha P
|
856 |
|
|
|u http://lrc.tdmu.edu.vn/opac/search/detail.asp?aID=2&ID=35574
|
980 |
|
|
|a Trung tâm Học liệu Trường Đại học Thủ Dầu Một
|