Floating point arithmetic for compatible asip architecture : Doctor of Philosophy of Engineering in Computer Science and Technology

QR Kodea

Floating point arithmetic for compatible asip architecture : Doctor of Philosophy of Engineering in Computer Science and Technology

Gorde:

Xehetasun bibliografikoak
Egile nagusia:	Phạm, Trần Bích Thuận
Formatua:	Luận văn
Hizkuntza:	Undetermined
Argitaratua:	Hunan University 2014
Gaiak:	Khoa học máy tính;Thuật toán
Etiketak:	Etiketa erantsi Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!

Thư viện lưu trữ:	Trung tâm Thư viện - Trường Đại học Công nghiệp TP. Hồ Chí Minh


LEADER	00620nam a2200157Ia 4500
001	UIH_01919
008	230809s9999 xx 000 0 und d
082			\|a 4
100			\|a Phạm, Trần Bích Thuận
245		0	\|a Floating point arithmetic for compatible asip architecture : Doctor of Philosophy of Engineering in Computer Science and Technology
245		0	\|c Phạm, Trần Bích Thuận
260			\|b Hunan University
260			\|c 2014
650			\|a Khoa học máy tính;Thuật toán
927			\|a Luận văn
980			\|a Trung tâm Thư viện - Trường Đại học Công nghiệp TP. Hồ Chí Minh