A Study of High-Performance Frequency Synthesizer Based on Digital Bang-Bang Phase-Locked Loop for Wireless Applications
Chapter 1. Fractional-N Digital Bang-Bang PLLs; Chapter 2. Frequency Aid Technique; Chapter 3. LMS Calibration Loop; ...
Enregistré dans:
| Auteur principal: | Vo Tuan Minh |
|---|---|
| Langue: | eng |
| Publié: |
Politecnico di Milano
|
| Accès en ligne: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=2796 |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Documents similaires
-
Phase-locked loop synthesizer simulation
par: Bianchi, Giovanni
Publié: (2005) -
Phase-locked loop synthesizer simulation
par: Bianchi, Giovanni
Publié: (2005) -
Phase-locked loop synthesizer simulation /
par: Bianchi, Giovanni.
Publié: (2005) -
Phase-locked loop synthesizer simulation
par: Bianchi, Giovanni.
Publié: (2005) -
A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
par: Purkayastha, Basab Bijoy, et autres
Publié: (2015)