A design of 32KB SRAM combining row and column redundancy
Wedi'i Gadw mewn:
| Iaith: | vie |
|---|---|
| Mynediad Ar-lein: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=9178 |
| Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Eitemau Tebyg
- Mean - a supporting tool for analysing and designing SRAM cells
-
Logic-based design of groundwater monitoring network for redundancy reduction /
gan: Dhar, Anirban. -
Development of a calculation program to design wagon wheelsets based on the reliability of redundant joints
gan: Đỗ, Đức Tuấn, et al.
Cyhoeddwyd: (2024) -
Phố Cannery Row
gan: Steinbeck, John
Cyhoeddwyd: (2018) -
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies
gan: Pavlov, Andrei, et al.
Cyhoeddwyd: (2020)