A design of 32KB SRAM combining row and column redundancy
Đã lưu trong:
| 語言: | vie |
|---|---|
| 在線閱讀: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=9178 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
相似書籍
- Mean - a supporting tool for analysing and designing SRAM cells
-
Logic-based design of groundwater monitoring network for redundancy reduction /
由: Dhar, Anirban. -
Development of a calculation program to design wagon wheelsets based on the reliability of redundant joints
由: Đỗ, Đức Tuấn, et al.
出版: (2024) -
Phố Cannery Row
由: Steinbeck, John
出版: (2018) -
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies
由: Pavlov, Andrei, et al.
出版: (2020)