Efficient Low-Latency Hardware Architecture for Module-Lattice-Based Digital Signature Standard
IEEE Access, Vol 12; pp: 32395-32407.
保存先:
| 主要な著者: | Truong, Quang Dang, Duong, Ngoc Phap, Lee, Hanho |
|---|---|
| フォーマット: | Bài viết |
| 言語: | Vietnamese |
| 出版事項: |
IEEE
2024
|
| 主題: | |
| オンライン・アクセス: | https://elib.vku.udn.vn/handle/123456789/4013 |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
| Thư viện lưu trữ: | Trường Đại học Công nghệ Thông tin và Truyền thông Việt Hàn - Đại học Đà Nẵng |
|---|
類似資料
-
Hybrid Number Theoretic Transform Architecture for Homomorphic Encryption
著者:: Dang, Truong Quang, 等
出版事項: (2025) -
Short signatures with a tighter security reduction without random oracles /
著者:: Guo, Fuchun. -
Lattice theory /
著者:: Birkhoff, Garrett, 1911-1996.
出版事項: (1949) -
An efficient lattice-based approach for generator mining
著者:: Phạm, Quang Huy, 等
出版事項: (2023) -
Lattice-Based Public-Key Cryptography in Hardware
著者:: Roy, Sujoy Sinha, 等
出版事項: (2020)