Về một phương pháp nâng cao hiệu năng hệ xử lý song song dựa trên lý thuyết hàng đợi và công nghệ FPGA
Αποθηκεύτηκε σε:
| Κύριοι συγγραφείς: | Đỗ Xuân, Tiến, Chu Đức, Toàn |
|---|---|
| Μορφή: | Άρθρο |
| Γλώσσα: | Vietnamese |
| Έκδοση: |
2014
|
| Θέματα: | |
| Διαθέσιμο Online: | http://thuvien.due.udn.vn:8080/dspace/handle/TVDHKT/11566 |
| Ετικέτες: |
Προσθήκη ετικέτας
Δεν υπάρχουν, Καταχωρήστε ετικέτα πρώτοι!
|
| Thư viện lưu trữ: | Trường Đại học Kinh tế - Đại học Đà Nẵng |
|---|
Παρόμοια τεκμήρια
-
Research, design, and implementation of a hardware accelerator for the present encryption algorithm on an FPGA using pipeline and parallelization techniques
ανά: Nguyen, Xuan Vu
Έκδοση: (2026) -
Research and design of a real-time Sobel edge detection hardware accelerator on FPGA platform
ανά: Ha, Van Top, κ.ά.
Έκδοση: (2026) -
Research, Design, Testing and FPGA Implementation of a Pipelined RISC-V Processor
ανά: Duong, Quang Huy
Έκδοση: (2026) -
Research and Design of an Application Layer DDoS Attack Mitigation Solution Based on SoC-FPGA Technology
ανά: Pham, Van Luan
Έκδοση: (2025) -
Design and Development of a Radix-2 FFT Processor for Real-Time Audio Signal Analysis on FPGA
ανά: Le, Van Nguyen
Έκδοση: (2026)