Closing the Power Gap between ASIC & Custom

Codi QR

Closing the Power Gap between ASIC & Custom

Guardat en:

Dades bibliogràfiques
Autors principals:	Chinnery, David, Keutzer, Kurt
Format:	Llibre
Idioma:	English
Publicat:	Springer US 2020
Matèries:	Engineering Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Computer Hardware
Accés en línia:	https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/83695
Etiquetes:	Afegir etiqueta Sense etiquetes, Sigues el primer a etiquetar aquest registre!

Thư viện lưu trữ:	Thư viện Trường Đại học Đà Lạt

Ítems similars

Verilog and SystemVerilog Gotchas
per: Sutherland, Stuart, et al.
Publicat: (2020)

CMOS Active Inductors and Transformers
per: Yuan, Fei
Publicat: (2020)

Hardware Verification with System Verilog
per: Mintz, Mike, et al.
Publicat: (2020)

Routing Congestion in VLSI Circuits
per: Saxena, Prashant, et al.
Publicat: (2020)

Open Verification Methodology Cookbook
per: Glasser, Mark
Publicat: (2020)

Rapid Prototyping of Digital Systems
per: Hamblen, James O., et al.
Publicat: (2020)

Embedded System Design
per: Gajski, Daniel D., et al.
Publicat: (2020)

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
per: Mohanty, Saraju P., et al.
Publicat: (2020)

Nanosystems Design and Technology
per: DeMicheli, Giovanni, et al.
Publicat: (2020)

Full-Chip Nanometer Routing Techniques
per: Ho, Tsung-Yi, et al.
Publicat: (2020)

Assertion-Based Design
per: Foster, Harry D., et al.
Publicat: (2020)

Functional Design Errors in Digital Circuits
per: Chang, Kai-hui, et al.
Publicat: (2020)

Global Specification and Validation of Embedded Systems
per: Nicolescu, G., et al.
Publicat: (2020)

Inverse Problems in Electric Circuits and Electromagnetics
per: Korovkin, N.V., et al.
Publicat: (2020)

Timing Optimization Through Clock Skew Scheduling
per: Kourtev, Ivan S., et al.
Publicat: (2020)

Clocking in Modern VLSI Systems
per: Xanthopoulos, Thucydides
Publicat: (2020)

Functional Verification Coverage Measurement and Analysis
per: Piziali, Andrew
Publicat: (2020)

Creating Assertion-Based IP
per: Foster, Harry D., et al.
Publicat: (2020)

Digital Design and Implementation with Field Programmable Devices
per: Navabi, Zainalabedin
Publicat: (2020)

Standardized Functional Verification
per: Wiemann, Alan
Publicat: (2020)

Design for Manufacturability and Statistical Design
per: Orshansky, Michael, et al.
Publicat: (2020)

Solid Modeling and Applications
per: Um, Dugan
Publicat: (2020)

Models for Computer Aided Tolerancing in Design and Manufacturing
per: Davidson, Joseph K.
Publicat: (2020)

Millimeter-Wave Low Noise Amplifiers. 1st ed. 2018
per: Božanić, Mladen, et al.
Publicat: (2020)

SystemVerilog for Verification
per: Spear, Chris
Publicat: (2020)

Design for Manufacturability and Yield for Nano-Scale CMOS
per: Chiang, Charles, et al.
Publicat: (2020)

CMOS Current-Mode Circuits for Data Communications
per: Yuan, Fei
Publicat: (2020)

Nanometer Technology Designs
per: Ahmed, Nisar
Publicat: (2020)

Carbon Nanotube Electronics
per: Javey, Ali, et al.
Publicat: (2020)

Static Timing Analysis for Nanometer Designs
per: Bhasker, J., et al.
Publicat: (2020)

Advances in Ergonomics of Manufacturing: Managing the Enterprise of the Future. 1st ed. 2018
per: Trzcielinski, Stefan
Publicat: (2020)

Machine Learning Methods for Reverse Engineering of Defective Structured Surfaces
per: Laube, Pascal
Publicat: (2020)

Backward Fuzzy Rule Interpolation
per: Jin, Shangzhu, et al.
Publicat: (2019)

Design Computing and Cognition '08
per: Gero, John S., et al.
Publicat: (2020)

Designing with Video
per: Ylirisku, Salu Pekka, et al.
Publicat: (2020)

Designing with Computational Intelligence
per: Nedjah, Nadia, et al.
Publicat: (2020)

The Universal Generating Function in Reliability Analysis and Optimization
per: Levitin, Gregory
Publicat: (2020)

Computational Morphologies. 1st ed. 2018
per: Rossi, Michela, et al.
Publicat: (2020)

Computer-Aided Design of User Interfaces V
per: Calvary, Gaëlle, et al.
Publicat: (2020)

Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogenous Platforms
per: Ma, Zhe, et al.
Publicat: (2020)