Closing the Power Gap between ASIC & Custom

Côd QR

Closing the Power Gap between ASIC & Custom

Wedi'i Gadw mewn:

Manylion Llyfryddiaeth
Prif Awduron:	Chinnery, David, Keutzer, Kurt
Fformat:	Llyfr
Iaith:	English
Cyhoeddwyd:	Springer US 2020
Pynciau:	Engineering Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Computer Hardware
Mynediad Ar-lein:	https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/83695
Tagiau:	Ychwanegu Tag Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!

Thư viện lưu trữ:	Thư viện Trường Đại học Đà Lạt

Eitemau Tebyg

Verilog and SystemVerilog Gotchas
gan: Sutherland, Stuart, et al.
Cyhoeddwyd: (2020)

CMOS Active Inductors and Transformers
gan: Yuan, Fei
Cyhoeddwyd: (2020)

Hardware Verification with System Verilog
gan: Mintz, Mike, et al.
Cyhoeddwyd: (2020)

Routing Congestion in VLSI Circuits
gan: Saxena, Prashant, et al.
Cyhoeddwyd: (2020)

Open Verification Methodology Cookbook
gan: Glasser, Mark
Cyhoeddwyd: (2020)

Rapid Prototyping of Digital Systems
gan: Hamblen, James O., et al.
Cyhoeddwyd: (2020)

Embedded System Design
gan: Gajski, Daniel D., et al.
Cyhoeddwyd: (2020)

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
gan: Mohanty, Saraju P., et al.
Cyhoeddwyd: (2020)

Nanosystems Design and Technology
gan: DeMicheli, Giovanni, et al.
Cyhoeddwyd: (2020)

Full-Chip Nanometer Routing Techniques
gan: Ho, Tsung-Yi, et al.
Cyhoeddwyd: (2020)

Assertion-Based Design
gan: Foster, Harry D., et al.
Cyhoeddwyd: (2020)

Functional Design Errors in Digital Circuits
gan: Chang, Kai-hui, et al.
Cyhoeddwyd: (2020)

Global Specification and Validation of Embedded Systems
gan: Nicolescu, G., et al.
Cyhoeddwyd: (2020)

Inverse Problems in Electric Circuits and Electromagnetics
gan: Korovkin, N.V., et al.
Cyhoeddwyd: (2020)

Timing Optimization Through Clock Skew Scheduling
gan: Kourtev, Ivan S., et al.
Cyhoeddwyd: (2020)

Clocking in Modern VLSI Systems
gan: Xanthopoulos, Thucydides
Cyhoeddwyd: (2020)

Functional Verification Coverage Measurement and Analysis
gan: Piziali, Andrew
Cyhoeddwyd: (2020)

Creating Assertion-Based IP
gan: Foster, Harry D., et al.
Cyhoeddwyd: (2020)

Digital Design and Implementation with Field Programmable Devices
gan: Navabi, Zainalabedin
Cyhoeddwyd: (2020)

Standardized Functional Verification
gan: Wiemann, Alan
Cyhoeddwyd: (2020)

Design for Manufacturability and Statistical Design
gan: Orshansky, Michael, et al.
Cyhoeddwyd: (2020)

Solid Modeling and Applications
gan: Um, Dugan
Cyhoeddwyd: (2020)

Models for Computer Aided Tolerancing in Design and Manufacturing
gan: Davidson, Joseph K.
Cyhoeddwyd: (2020)

Millimeter-Wave Low Noise Amplifiers. 1st ed. 2018
gan: Božanić, Mladen, et al.
Cyhoeddwyd: (2020)

SystemVerilog for Verification
gan: Spear, Chris
Cyhoeddwyd: (2020)

Design for Manufacturability and Yield for Nano-Scale CMOS
gan: Chiang, Charles, et al.
Cyhoeddwyd: (2020)

CMOS Current-Mode Circuits for Data Communications
gan: Yuan, Fei
Cyhoeddwyd: (2020)

Nanometer Technology Designs
gan: Ahmed, Nisar
Cyhoeddwyd: (2020)

Carbon Nanotube Electronics
gan: Javey, Ali, et al.
Cyhoeddwyd: (2020)

Static Timing Analysis for Nanometer Designs
gan: Bhasker, J., et al.
Cyhoeddwyd: (2020)

Advances in Ergonomics of Manufacturing: Managing the Enterprise of the Future. 1st ed. 2018
gan: Trzcielinski, Stefan
Cyhoeddwyd: (2020)

Machine Learning Methods for Reverse Engineering of Defective Structured Surfaces
gan: Laube, Pascal
Cyhoeddwyd: (2020)

Backward Fuzzy Rule Interpolation
gan: Jin, Shangzhu, et al.
Cyhoeddwyd: (2019)

Design Computing and Cognition '08
gan: Gero, John S., et al.
Cyhoeddwyd: (2020)

Designing with Video
gan: Ylirisku, Salu Pekka, et al.
Cyhoeddwyd: (2020)

Designing with Computational Intelligence
gan: Nedjah, Nadia, et al.
Cyhoeddwyd: (2020)

The Universal Generating Function in Reliability Analysis and Optimization
gan: Levitin, Gregory
Cyhoeddwyd: (2020)

Computational Morphologies. 1st ed. 2018
gan: Rossi, Michela, et al.
Cyhoeddwyd: (2020)

Computer-Aided Design of User Interfaces V
gan: Calvary, Gaëlle, et al.
Cyhoeddwyd: (2020)

Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogenous Platforms
gan: Ma, Zhe, et al.
Cyhoeddwyd: (2020)