Closing the Power Gap between ASIC & Custom

QR kȏd

Closing the Power Gap between ASIC & Custom

Spremljeno u:

Bibliografski detalji
Glavni autori:	Chinnery, David, Keutzer, Kurt
Format:	Knjiga
Jezik:	English
Izdano:	Springer US 2020
Teme:	Engineering Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Computer Hardware
Online pristup:	https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/83695
Oznake:	Dodaj oznaku Bez oznaka, Budi prvi tko označuje ovaj zapis!

Thư viện lưu trữ:	Thư viện Trường Đại học Đà Lạt

Similar Items

Verilog and SystemVerilog Gotchas
od: Sutherland, Stuart, i dr.
Izdano: (2020)

CMOS Active Inductors and Transformers
od: Yuan, Fei
Izdano: (2020)

Hardware Verification with System Verilog
od: Mintz, Mike, i dr.
Izdano: (2020)

Routing Congestion in VLSI Circuits
od: Saxena, Prashant, i dr.
Izdano: (2020)

Open Verification Methodology Cookbook
od: Glasser, Mark
Izdano: (2020)

Rapid Prototyping of Digital Systems
od: Hamblen, James O., i dr.
Izdano: (2020)

Embedded System Design
od: Gajski, Daniel D., i dr.
Izdano: (2020)

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
od: Mohanty, Saraju P., i dr.
Izdano: (2020)

Nanosystems Design and Technology
od: DeMicheli, Giovanni, i dr.
Izdano: (2020)

Full-Chip Nanometer Routing Techniques
od: Ho, Tsung-Yi, i dr.
Izdano: (2020)

Assertion-Based Design
od: Foster, Harry D., i dr.
Izdano: (2020)

Functional Design Errors in Digital Circuits
od: Chang, Kai-hui, i dr.
Izdano: (2020)

Global Specification and Validation of Embedded Systems
od: Nicolescu, G., i dr.
Izdano: (2020)

Inverse Problems in Electric Circuits and Electromagnetics
od: Korovkin, N.V., i dr.
Izdano: (2020)

Timing Optimization Through Clock Skew Scheduling
od: Kourtev, Ivan S., i dr.
Izdano: (2020)

Clocking in Modern VLSI Systems
od: Xanthopoulos, Thucydides
Izdano: (2020)

Functional Verification Coverage Measurement and Analysis
od: Piziali, Andrew
Izdano: (2020)

Creating Assertion-Based IP
od: Foster, Harry D., i dr.
Izdano: (2020)

Digital Design and Implementation with Field Programmable Devices
od: Navabi, Zainalabedin
Izdano: (2020)

Standardized Functional Verification
od: Wiemann, Alan
Izdano: (2020)

Design for Manufacturability and Statistical Design
od: Orshansky, Michael, i dr.
Izdano: (2020)

Solid Modeling and Applications
od: Um, Dugan
Izdano: (2020)

Models for Computer Aided Tolerancing in Design and Manufacturing
od: Davidson, Joseph K.
Izdano: (2020)

Millimeter-Wave Low Noise Amplifiers. 1st ed. 2018
od: Božanić, Mladen, i dr.
Izdano: (2020)

SystemVerilog for Verification
od: Spear, Chris
Izdano: (2020)

Design for Manufacturability and Yield for Nano-Scale CMOS
od: Chiang, Charles, i dr.
Izdano: (2020)

CMOS Current-Mode Circuits for Data Communications
od: Yuan, Fei
Izdano: (2020)

Nanometer Technology Designs
od: Ahmed, Nisar
Izdano: (2020)

Carbon Nanotube Electronics
od: Javey, Ali, i dr.
Izdano: (2020)

Static Timing Analysis for Nanometer Designs
od: Bhasker, J., i dr.
Izdano: (2020)

Advances in Ergonomics of Manufacturing: Managing the Enterprise of the Future. 1st ed. 2018
od: Trzcielinski, Stefan
Izdano: (2020)

Machine Learning Methods for Reverse Engineering of Defective Structured Surfaces
od: Laube, Pascal
Izdano: (2020)

Backward Fuzzy Rule Interpolation
od: Jin, Shangzhu, i dr.
Izdano: (2019)

Design Computing and Cognition '08
od: Gero, John S., i dr.
Izdano: (2020)

Designing with Video
od: Ylirisku, Salu Pekka, i dr.
Izdano: (2020)

Designing with Computational Intelligence
od: Nedjah, Nadia, i dr.
Izdano: (2020)

The Universal Generating Function in Reliability Analysis and Optimization
od: Levitin, Gregory
Izdano: (2020)

Computational Morphologies. 1st ed. 2018
od: Rossi, Michela, i dr.
Izdano: (2020)

Computer-Aided Design of User Interfaces V
od: Calvary, Gaëlle, i dr.
Izdano: (2020)

Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogenous Platforms
od: Ma, Zhe, i dr.
Izdano: (2020)