UML for SOC Design

Mã QR

UML for SOC Design

Đã lưu trong:

Sonraí Bibleagrafaíochta
Những tác giả chính:	Martin, Grant, Müller, Wolfgang
Formáid:	Leabhar
Teanga:	English
Foilsithe:	Springer US 2020
Ábhair:	Engineering Circuits and Systems Software Engineering Engineering Design
Rochtain Ar Líne:	https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/84972
Clibeanna:	Cuir Clib Leis Gan Chlibeanna, Bí ar an gcéad duine leis an taifead seo a chlibeáil!

Thư viện lưu trữ:	Thư viện Trường Đại học Đà Lạt

Míreanna Comhchosúla

Real-Time Object Uniform Design Methodology with UML
le: Duc, Bui Minh
Foilsithe: (2020)

Hardware Software Co-Design of a Multimedia SOC Platform
le: Chen, Sao-Jie, et al.
Foilsithe: (2020)

Software Design for Resilient Computer Systems
le: Schagaev, Igor, et al.
Foilsithe: (2020)

Compiling Esterel
le: Potop-Butucaru, Dumitru, et al.
Foilsithe: (2020)

Next Generation Design and Verification Methodologies for Distributed Embedded Control Systems
le: Ramesh, S., et al.
Foilsithe: (2020)

Low-Power Design and Power-Aware Verification. 1st ed. 2018
le: Khondkar, Progyna
Foilsithe: (2020)

Component-Based Software Testing with UML
Foilsithe: (2020)

Advances and Innovations in Systems, Computing Sciences and Software Engineering
le: Elleithy, Khaled
Foilsithe: (2020)

Simulating Nonlinear Circuits with Python Power Electronics
le: Iyer, Shivkumar V.
Foilsithe: (2020)

Embedded System Design
le: Gajski, Daniel D., et al.
Foilsithe: (2020)

ASIC/SoC Functional Design Verification. 1st ed. 2018
le: Mehta, Ashok B.
Foilsithe: (2020)

Hardware-dependent Software
le: Ecker, Wolfgang, et al.
Foilsithe: (2020)

Nanosystems Design and Technology
le: DeMicheli, Giovanni, et al.
Foilsithe: (2020)

Advances in Design and Specification Languages for SoCs
le: Boulet, Pierre
Foilsithe: (2020)

Automated Validation & Verification of UML/OCL Models Using Satisfiability Solvers
le: Przigoda, Nils, et al.
Foilsithe: (2020)

Design of Systems on a Chip: Design and Test
le: Reis, Ricardo, et al.
Foilsithe: (2020)

Assertion-Based Design
le: Foster, Harry D., et al.
Foilsithe: (2020)

Design for Manufacturability and Statistical Design
le: Orshansky, Michael, et al.
Foilsithe: (2020)

Inductive Powering
le: Schuylenbergh, Koenraad van, et al.
Foilsithe: (2020)

Dynamic Characterisation of Analogue-to-Digital Converters
le: Dallet, Dominique, et al.
Foilsithe: (2020)

Power-Aware Architecting
le: Ditzel, Maarten, et al.
Foilsithe: (2020)

Functional Design Errors in Digital Circuits
le: Chang, Kai-hui, et al.
Foilsithe: (2020)

System Level Design of Reconfigurable Systems-on-Chip
le: Voros, Nikolaos, et al.
Foilsithe: (2020)

Design and Use of Serious Games
le: Kankaanranta, Marja Helena, et al.
Foilsithe: (2020)

Digital Design and Implementation with Field Programmable Devices
le: Navabi, Zainalabedin
Foilsithe: (2020)

A Practical Approach to VLSI System on Chip (SoC) Design
le: Chakravarthi, Veena S.
Foilsithe: (2020)

Analysis and Design of Quadrature Oscillators
le: Oliveira, Luis B., et al.
Foilsithe: (2020)

Low Power Design Essentials
le: Rabaey, Jan
Foilsithe: (2020)

Fundamentals of Electronic Systems Design
le: Lienig, Jens, et al.
Foilsithe: (2020)

The Designer's Guide to High-Purity Oscillators
le: Hegazi, Emad Eldin, et al.
Foilsithe: (2020)

Design of Wireless Autonomous Datalogger IC's
le: Claes, Wim, et al.
Foilsithe: (2020)

The Designer's Guide to Jitter in Ring Oscillators
le: McNeill, John A., et al.
Foilsithe: (2020)

High-Frequency Oscillator Design for Integrated Transceivers
le: Tang, J. van der, et al.
Foilsithe: (2020)

UML @ Classroom
le: Seidl, Martina, et al.
Foilsithe: (2020)

Clock Generators for SOC Processors
le: Fahim, Amr
Foilsithe: (2020)

Introduction to Logic Circuits & Logic Design with VHDL
le: LaMeres, Brock J.
Foilsithe: (2020)

Introduction to Logic Circuits & Logic Design with Verilog
le: LaMeres, Brock J.
Foilsithe: (2020)

Model and Design of Bipolar and MOS Current-Mode Logic
le: Alioto, Massimo, et al.
Foilsithe: (2020)

High-Performance AD and DA Converters, IC Design in Scaled Technologies, and Time-Domain Signal Processing: Advances in Analog Circuit Design 2014
le: Harpe, Pieter, et al.
Foilsithe: (2016)

Agile Modeling with UML
le: Rumpe, Bernhard
Foilsithe: (2020)