Design for Manufacturability and Yield for Nano-Scale CMOS
Wedi'i Gadw mewn:
Prif Awduron: | Chiang, Charles, Kawa, Jamil |
---|---|
Fformat: | Llyfr |
Iaith: | English |
Cyhoeddwyd: |
Springer Netherlands
2020
|
Pynciau: | |
Mynediad Ar-lein: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85106 |
Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
Eitemau Tebyg
-
CMOS Current-Mode Circuits for Data Communications
gan: Yuan, Fei
Cyhoeddwyd: (2020) -
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
gan: Mohanty, Saraju P., et al.
Cyhoeddwyd: (2020) -
Nanometer Technology Designs
gan: Ahmed, Nisar
Cyhoeddwyd: (2020) -
Static Timing Analysis for Nanometer Designs
gan: Bhasker, J., et al.
Cyhoeddwyd: (2020) -
SystemVerilog for Verification
gan: Spear, Chris
Cyhoeddwyd: (2020)