Design for Manufacturability and Yield for Nano-Scale CMOS
Saved in:
Main Authors: | Chiang, Charles, Kawa, Jamil |
---|---|
Format: | Book |
Language: | English |
Published: |
Springer Netherlands
2020
|
Subjects: | |
Online Access: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85106 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institutions: | Thư viện Trường Đại học Đà Lạt |
---|
Similar Items
-
CMOS Current-Mode Circuits for Data Communications
by: Yuan, Fei
Published: (2020) -
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
by: Mohanty, Saraju P., et al.
Published: (2020) -
Nanometer Technology Designs
by: Ahmed, Nisar
Published: (2020) -
Static Timing Analysis for Nanometer Designs
by: Bhasker, J., et al.
Published: (2020) -
SystemVerilog for Verification
by: Spear, Chris
Published: (2020)