Optimized ASIP Synthesis from Architecture Description Language Models

Mã QR

Optimized ASIP Synthesis from Architecture Description Language Models

Đã lưu trong:

Sonraí Bibleagrafaíochta
Những tác giả chính:	Schliebusch, Oliver, Meyr, Heinrich, Leupers, Rainer
Formáid:	Leabhar
Teanga:	English
Foilsithe:	Springer Netherlands 2020
Ábhair:	Engineering Circuits and Systems Processor Architectures Electronics and Microelectronics, Instrumentation
Rochtain Ar Líne:	https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85122
Clibeanna:	Cuir Clib Leis Gan Chlibeanna, Bí ar an gcéad duine leis an taifead seo a chlibeáil!

Thư viện lưu trữ:	Thư viện Trường Đại học Đà Lạt

Míreanna Comhchosúla

High-Level Modeling and Synthesis of Analog Integrated Systems
le: Martens, Ewout S. J., et al.
Foilsithe: (2020)

Fundamentals of Computer Architecture and Design
le: Bindal, Ahmet
Foilsithe: (2020)

Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures
le: Manna, Kanchan, et al.
Foilsithe: (2020)

Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
le: Lourenço, Nuno, et al.
Foilsithe: (2020)

Transaction-Level Power Modeling
le: Darwish, Amr Baher, et al.
Foilsithe: (2020)

Languages, Design Methods, and Tools for Electronic System Design
le: Kazmierski, Tom J., et al.
Foilsithe: (2020)

Automatic Methods for the Refinement of System Models
le: Seiter, Julia, et al.
Foilsithe: (2020)

Model-Implementation Fidelity in Cyber Physical System Design
le: Molnos, Anca, et al.
Foilsithe: (2020)

Languages, Design Methods, and Tools for Electronic System Design. 1st ed. 2018
le: Fummi, Franco, et al.
Foilsithe: (2020)

Hardware Protection through Obfuscation
le: Forte, Domenic, et al.
Foilsithe: (2020)

Energy Efficient Embedded Video Processing Systems. 1st ed. 2018
le: Khan, Muhammad Usman Karim, et al.
Foilsithe: (2020)

System Verilog Assertions and Functional Coverage
le: Mehta, Ashok B.
Foilsithe: (2020)

Structured Analog CMOS Design
le: Stefanovic, Danica, et al.
Foilsithe: (2020)

Designing with Xilinx® FPGAs
le: Churiwala, Sanjay
Foilsithe: (2020)

Analog Integrated Circuit Design Automation
le: Martins, Ricardo, et al.
Foilsithe: (2020)

On-Chip Current Sensors for Reliable, Secure, and Low-Power Integrated Circuits
le: Bastos, Rodrigo Possamai, et al.
Foilsithe: (2020)

Foundations of Hardware IP Protection
le: Bossuet, Lilian, et al.
Foilsithe: (2020)

System-Scenario-based Design Principles and Applications
le: Catthoor, Francky, et al.
Foilsithe: (2020)

Contactless VLSI Measurement and Testing Techniques. 1st ed. 2018
le: Sayil, Selahattin
Foilsithe: (2020)

Embedded Systems Design with Special Arithmetic and Number Systems
le: Molahosseini, Amir Sabbagh, et al.
Foilsithe: (2020)

Hardware IP Security and Trust
le: Mishra, Prabhat, et al.
Foilsithe: (2020)

Formal System Verification. 1st ed. 2018
le: Drechsler, Rolf
Foilsithe: (2020)

System-on-Chip Security
le: Farahmandi, Farimah, et al.
Foilsithe: (2020)

Embedded System Design. 3rd ed. 2018
le: Marwedel, Peter
Foilsithe: (2020)

Hardware Security and Trust
le: Sklavos, Nicolas, et al.
Foilsithe: (2020)

Embedded Software Verification and Debugging
le: Lettnin, Djones, et al.
Foilsithe: (2020)

In-Memory Computing
le: Shirinzadeh, Saeideh, et al.
Foilsithe: (2020)

Digital Systems
le: Deschamps, Jean-Pierre, et al.
Foilsithe: (2020)

Handbook of Digital CMOS Technology, Circuits, and Systems
le: Abbas, Karim
Foilsithe: (2020)

Introduction to Reconfigurable Computing
le: Bobda, Christophe
Foilsithe: (2020)

Parallel Sparse Direct Solver for Integrated Circuit Simulation
le: Chen, Xiaoming, et al.
Foilsithe: (2020)

Ageing of Integrated Circuits
le: Halak, Basel
Foilsithe: (2020)

Introduction to Embedded Systems
le: Jiménez, Manuel, et al.
Foilsithe: (2020)

Heterogeneous Memory Organizations in Embedded Systems
le: Quirós, Miguel Peón, et al.
Foilsithe: (2020)

Language-driven Exploration and Implementation of Partially Re-configurable ASIPs
le: Chattopadhyay, Anupam, et al.
Foilsithe: (2020)

Deep In-memory Architectures for Machine Learning
le: Kang, Mingu, et al.
Foilsithe: (2020)

Simulation and Optimization of Digital Circuits
le: Melikyan, Vazgen
Foilsithe: (2020)

Emerging Technology and Architecture for Big-data Analytics
le: Chattopadhyay, Anupam, et al.
Foilsithe: (2020)

High-Level Synthesis
le: Coussy, Philippe, et al.
Foilsithe: (2020)

Automated Validation & Verification of UML/OCL Models Using Satisfiability Solvers
le: Przigoda, Nils, et al.
Foilsithe: (2020)