CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies
Wedi'i Gadw mewn:
Prif Awduron: | Pavlov, Andrei, Sachdev, Manoj |
---|---|
Fformat: | Llyfr |
Iaith: | English |
Cyhoeddwyd: |
Springer Netherlands
2020
|
Pynciau: | |
Mynediad Ar-lein: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85224 |
Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
Eitemau Tebyg
-
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits
gan: Sachdev, Manoj, et al.
Cyhoeddwyd: (2020) -
ESD Protection Device and Circuit Design for Advanced CMOS Technologies
gan: Semenov, Oleg, et al.
Cyhoeddwyd: (2020) -
Embedded Memories for Nano-Scale VLSIs
gan: Zhang, Kevin
Cyhoeddwyd: (2020) -
Ultra-Low Voltage Nano-Scale Memories
gan: Itoh, Kiyoo, et al.
Cyhoeddwyd: (2020) -
Design for Manufacturability and Yield for Nano-Scale CMOS
gan: Chiang, Charles, et al.
Cyhoeddwyd: (2020)