Functional Design Errors in Digital Circuits

Codi QR

Functional Design Errors in Digital Circuits

Guardat en:

Dades bibliogràfiques
Autors principals:	Chang, Kai-hui, Markov, Igor L., Bertacco, Valeria
Format:	Llibre
Idioma:	English
Publicat:	Springer Netherlands 2020
Matèries:	Engineering Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Logic Design
Accés en línia:	https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85287
Etiquetes:	Afegir etiqueta Sense etiquetes, Sigues el primer a etiquetar aquest registre!

Thư viện lưu trữ:	Thư viện Trường Đại học Đà Lạt

Ítems similars

Routing Congestion in VLSI Circuits
per: Saxena, Prashant, et al.
Publicat: (2020)

Rapid Prototyping of Digital Systems
per: Hamblen, James O., et al.
Publicat: (2020)

Digital Design and Implementation with Field Programmable Devices
per: Navabi, Zainalabedin
Publicat: (2020)

Embedded System Design
per: Gajski, Daniel D., et al.
Publicat: (2020)

Collaborative Design and Planning for Digital Manufacturing
per: Wang, Lihui, et al.
Publicat: (2020)

Inverse Problems in Electric Circuits and Electromagnetics
per: Korovkin, N.V., et al.
Publicat: (2020)

Standardized Functional Verification
per: Wiemann, Alan
Publicat: (2020)

Models for Computer Aided Tolerancing in Design and Manufacturing
per: Davidson, Joseph K.
Publicat: (2020)

Functional Verification Coverage Measurement and Analysis
per: Piziali, Andrew
Publicat: (2020)

Nanosystems Design and Technology
per: DeMicheli, Giovanni, et al.
Publicat: (2020)

Assertion-Based Design
per: Foster, Harry D., et al.
Publicat: (2020)

Digital Transformation of the Design, Construction and Management Processes of the Built Environment
per: Daniotti, Bruno, et al.
Publicat: (2020)

CMOS Current-Mode Circuits for Data Communications
per: Yuan, Fei
Publicat: (2020)

The Universal Generating Function in Reliability Analysis and Optimization
per: Levitin, Gregory
Publicat: (2020)

Designing Inclusive Futures
per: Langdon, P., et al.
Publicat: (2020)

Design for Manufacturability and Statistical Design
per: Orshansky, Michael, et al.
Publicat: (2020)

Design Computing and Cognition '08
per: Gero, John S., et al.
Publicat: (2020)

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
per: Mohanty, Saraju P., et al.
Publicat: (2020)

Open Verification Methodology Cookbook
per: Glasser, Mark
Publicat: (2020)

Designing with Video
per: Ylirisku, Salu Pekka, et al.
Publicat: (2020)

Proceedings of the 2019 DigitalFUTURES
per: Yuan, Philip F., et al.
Publicat: (2020)

Designing with Computational Intelligence
per: Nedjah, Nadia, et al.
Publicat: (2020)

Full-Chip Nanometer Routing Techniques
per: Ho, Tsung-Yi, et al.
Publicat: (2020)

Advances on Mechanics, Design Engineering and Manufacturing
per: Eynard, Benoit, et al.
Publicat: (2020)

Solid Modeling and Applications
per: Um, Dugan
Publicat: (2020)

DRM, a Design Research Methodology
per: Blessing, Lucienne T.M., et al.
Publicat: (2020)

Nanometer Technology Designs
per: Ahmed, Nisar
Publicat: (2020)

Collaborative Product Design and Manufacturing Methodologies and Applications
per: Li, Wei Dong, et al.
Publicat: (2020)

Design Theory
per: Masson, Pascal Le, et al.
Publicat: (2020)

Static Timing Analysis for Nanometer Designs
per: Bhasker, J., et al.
Publicat: (2020)

Design for Manufacturability and Yield for Nano-Scale CMOS
per: Chiang, Charles, et al.
Publicat: (2020)

Advanced Design and Manufacturing Based on STEP
per: Xu, Xun, et al.
Publicat: (2020)

Global Design to Gain a Competitive Edge
per: Yan, Xiu-Tian, et al.
Publicat: (2020)

Design of Embedded Control Systems
per: Adamski, Marian Andrzej, et al.
Publicat: (2020)

Humanizing Digital Reality. 1st ed. 2018
per: Rycke, Klaas De, et al.
Publicat: (2020)

3D Manufacturing Innovation
per: Toriya, Hiroshi
Publicat: (2020)

Advanced Design and Manufacture to Gain a Competitive Edge
per: Yan, Xiu-Tian, et al.
Publicat: (2020)

Computational Morphologies. 1st ed. 2018
per: Rossi, Michela, et al.
Publicat: (2020)

Timing Optimization Through Clock Skew Scheduling
per: Kourtev, Ivan S., et al.
Publicat: (2020)

Clocking in Modern VLSI Systems
per: Xanthopoulos, Thucydides
Publicat: (2020)