New Data Structures and Algorithms for Logic Synthesis and Verification

Codi QR

New Data Structures and Algorithms for Logic Synthesis and Verification

Guardat en:

Dades bibliogràfiques
Autor principal:	Amaru, Luca Gaetano
Format:	Llibre
Idioma:	English
Publicat:	Springer International Publishing 2020
Matèries:	Engineering Circuits and Systems Processor Architectures Logic Design
Accés en línia:	https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85724
Etiquetes:	Afegir etiqueta Sense etiquetes, Sigues el primer a etiquetar aquest registre!

Thư viện lưu trữ:	Thư viện Trường Đại học Đà Lạt

Ítems similars

ASIC/SoC Functional Design Verification. 1st ed. 2018
per: Mehta, Ashok B.
Publicat: (2020)

Introduction to Logic Circuits & Logic Design with VHDL
per: LaMeres, Brock J.
Publicat: (2020)

Introduction to Logic Circuits & Logic Design with Verilog
per: LaMeres, Brock J.
Publicat: (2020)

High-Level Synthesis
per: Coussy, Philippe, et al.
Publicat: (2020)

Introduction to Logic Circuits & Logic Design with VHDL . 2nd ed.
per: LaMeres, Brock J.
Publicat: (2020)

Introduction to Logic Circuits & Logic Design with Verilog. 2nd ed.
per: LaMeres, Brock J.
Publicat: (2020)

From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators
per: Rahimi, Abbas, et al.
Publicat: (2020)

Automated Validation & Verification of UML/OCL Models Using Satisfiability Solvers
per: Przigoda, Nils, et al.
Publicat: (2020)

Design of FPGA-Based Computing Systems with OpenCL. 1st ed. 2018
per: Waidyasooriya, Hasitha Muthumala, et al.
Publicat: (2020)

Testing of Interposer-Based 2.5D Integrated Circuits
per: Wang, Ran, et al.
Publicat: (2020)

Quick Start Guide to Verilog. 1st ed.
per: LaMeres, Brock J.
Publicat: (2020)

Fundamentals of Electronic Systems Design
per: Lienig, Jens, et al.
Publicat: (2020)

Quick Start Guide to VHDL. 1st ed.
per: LaMeres, Brock J.
Publicat: (2020)

Formal Verification of Simulink/Stateflow Diagrams
per: Zhan, Naijun, et al.
Publicat: (2020)

Low-Power Design and Power-Aware Verification. 1st ed. 2018
per: Khondkar, Progyna
Publicat: (2020)

Embedded Software Verification and Debugging
per: Lettnin, Djones, et al.
Publicat: (2020)

Logic synthesis and verification algorithms
per: Hachtel, Gary D
Publicat: (2006)

Data-Driven Modeling of Cyber-Physical Systems using Side-Channel Analysis
per: Chhetri, Sujit Rokka, et al.
Publicat: (2020)

Advanced Logic Synthesis. 1st ed. 2018
per: Reis, André Inácio, et al.
Publicat: (2020)

Formal System Verification. 1st ed. 2018
per: Drechsler, Rolf
Publicat: (2020)

Electromigration Inside Logic Cells
per: Posser, Gracieli, et al.
Publicat: (2020)

Functional Verification of Programmable Embedded Architectures
per: Mishra, Prabhat, et al.
Publicat: (2020)

Emerging Technology and Architecture for Big-data Analytics
per: Chattopadhyay, Anupam, et al.
Publicat: (2020)

Fuzzy Logic Based Power-Efficient Real-Time Multi-Core System
per: Ahmed, Jameel, et al.
Publicat: (2020)

Separation Logic for High-level Synthesis
per: Winterstein, Felix
Publicat: (2020)

Circuit and Interconnect Design for RF and High Bit-rate Applications
per: Veenstra, Hugo, et al.
Publicat: (2020)

Timing Performance of Nanometer Digital Circuits Under Process Variations
per: Champac, Victor, et al.
Publicat: (2020)

Design Techniques for Mash Continuous-Time Delta-Sigma Modulators
per: Liu, Qiyuan, et al.
Publicat: (2020)

Reliable and Energy Efficient Streaming Multiprocessor Systems
per: Das, Anup Kumar, et al.
Publicat: (2020)

Simulation and Optimization of Digital Circuits
per: Melikyan, Vazgen
Publicat: (2020)

Trusted Digital Circuits
per: Salmani, Hassan
Publicat: (2020)

Physically Unclonable Functions
per: Halak, Basel
Publicat: (2020)

Deep In-memory Architectures for Machine Learning
per: Kang, Mingu, et al.
Publicat: (2020)

Energy Efficient High Performance Processors
per: Haj-Yahya, Jawad, et al.
Publicat: (2020)

Analog Circuit Design
per: Steyaert, Michiel, et al.
Publicat: (2020)

Adaptive Digital Circuits for Power-Performance Range beyond Wide Voltage Scaling
per: Jain, Saurabh, et al.
Publicat: (2020)

Symbolic Parallelization of Nested Loop Programs
per: Tanase, Alexandru-Petru, et al.
Publicat: (2020)

Advanced Techniques for Power, Energy, and Thermal Management for Clustered Manycores
per: Pagani, Santiago, et al.
Publicat: (2020)

High-Level Modeling and Synthesis of Analog Integrated Systems
per: Martens, Ewout S. J., et al.
Publicat: (2020)

Optimized ASIP Synthesis from Architecture Description Language Models
per: Schliebusch, Oliver, et al.
Publicat: (2020)