New Data Structures and Algorithms for Logic Synthesis and Verification
Saved in:
Main Author: | Amaru, Luca Gaetano |
---|---|
Format: | Book |
Language: | English |
Published: |
Springer International Publishing
2020
|
Subjects: | |
Online Access: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85724 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institutions: | Thư viện Trường Đại học Đà Lạt |
---|
Similar Items
-
ASIC/SoC Functional Design Verification. 1st ed. 2018
by: Mehta, Ashok B.
Published: (2020) -
Introduction to Logic Circuits & Logic Design with VHDL
by: LaMeres, Brock J.
Published: (2020) -
Introduction to Logic Circuits & Logic Design with Verilog
by: LaMeres, Brock J.
Published: (2020) -
High-Level Synthesis
by: Coussy, Philippe, et al.
Published: (2020) -
Introduction to Logic Circuits & Logic Design with VHDL . 2nd ed.
by: LaMeres, Brock J.
Published: (2020)