New Data Structures and Algorithms for Logic Synthesis and Verification

Mã QR

New Data Structures and Algorithms for Logic Synthesis and Verification

Đã lưu trong:

Sonraí Bibleagrafaíochta
Príomhúdar:	Amaru, Luca Gaetano
Formáid:	Leabhar
Teanga:	English
Foilsithe:	Springer International Publishing 2020
Ábhair:	Engineering Circuits and Systems Processor Architectures Logic Design
Rochtain Ar Líne:	https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85724
Clibeanna:	Cuir Clib Leis Gan Chlibeanna, Bí ar an gcéad duine leis an taifead seo a chlibeáil!

Thư viện lưu trữ:	Thư viện Trường Đại học Đà Lạt

Míreanna Comhchosúla

ASIC/SoC Functional Design Verification. 1st ed. 2018
le: Mehta, Ashok B.
Foilsithe: (2020)

Introduction to Logic Circuits & Logic Design with VHDL
le: LaMeres, Brock J.
Foilsithe: (2020)

Introduction to Logic Circuits & Logic Design with Verilog
le: LaMeres, Brock J.
Foilsithe: (2020)

High-Level Synthesis
le: Coussy, Philippe, et al.
Foilsithe: (2020)

Introduction to Logic Circuits & Logic Design with VHDL . 2nd ed.
le: LaMeres, Brock J.
Foilsithe: (2020)

Introduction to Logic Circuits & Logic Design with Verilog. 2nd ed.
le: LaMeres, Brock J.
Foilsithe: (2020)

From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators
le: Rahimi, Abbas, et al.
Foilsithe: (2020)

Automated Validation & Verification of UML/OCL Models Using Satisfiability Solvers
le: Przigoda, Nils, et al.
Foilsithe: (2020)

Design of FPGA-Based Computing Systems with OpenCL. 1st ed. 2018
le: Waidyasooriya, Hasitha Muthumala, et al.
Foilsithe: (2020)

Testing of Interposer-Based 2.5D Integrated Circuits
le: Wang, Ran, et al.
Foilsithe: (2020)

Quick Start Guide to Verilog. 1st ed.
le: LaMeres, Brock J.
Foilsithe: (2020)

Fundamentals of Electronic Systems Design
le: Lienig, Jens, et al.
Foilsithe: (2020)

Quick Start Guide to VHDL. 1st ed.
le: LaMeres, Brock J.
Foilsithe: (2020)

Formal Verification of Simulink/Stateflow Diagrams
le: Zhan, Naijun, et al.
Foilsithe: (2020)

Low-Power Design and Power-Aware Verification. 1st ed. 2018
le: Khondkar, Progyna
Foilsithe: (2020)

Embedded Software Verification and Debugging
le: Lettnin, Djones, et al.
Foilsithe: (2020)

Logic synthesis and verification algorithms
le: Hachtel, Gary D
Foilsithe: (2006)

Data-Driven Modeling of Cyber-Physical Systems using Side-Channel Analysis
le: Chhetri, Sujit Rokka, et al.
Foilsithe: (2020)

Advanced Logic Synthesis. 1st ed. 2018
le: Reis, André Inácio, et al.
Foilsithe: (2020)

Formal System Verification. 1st ed. 2018
le: Drechsler, Rolf
Foilsithe: (2020)

Electromigration Inside Logic Cells
le: Posser, Gracieli, et al.
Foilsithe: (2020)

Functional Verification of Programmable Embedded Architectures
le: Mishra, Prabhat, et al.
Foilsithe: (2020)

Emerging Technology and Architecture for Big-data Analytics
le: Chattopadhyay, Anupam, et al.
Foilsithe: (2020)

Fuzzy Logic Based Power-Efficient Real-Time Multi-Core System
le: Ahmed, Jameel, et al.
Foilsithe: (2020)

Separation Logic for High-level Synthesis
le: Winterstein, Felix
Foilsithe: (2020)

Circuit and Interconnect Design for RF and High Bit-rate Applications
le: Veenstra, Hugo, et al.
Foilsithe: (2020)

Timing Performance of Nanometer Digital Circuits Under Process Variations
le: Champac, Victor, et al.
Foilsithe: (2020)

Design Techniques for Mash Continuous-Time Delta-Sigma Modulators
le: Liu, Qiyuan, et al.
Foilsithe: (2020)

Reliable and Energy Efficient Streaming Multiprocessor Systems
le: Das, Anup Kumar, et al.
Foilsithe: (2020)

Simulation and Optimization of Digital Circuits
le: Melikyan, Vazgen
Foilsithe: (2020)

Trusted Digital Circuits
le: Salmani, Hassan
Foilsithe: (2020)

Physically Unclonable Functions
le: Halak, Basel
Foilsithe: (2020)

Deep In-memory Architectures for Machine Learning
le: Kang, Mingu, et al.
Foilsithe: (2020)

Energy Efficient High Performance Processors
le: Haj-Yahya, Jawad, et al.
Foilsithe: (2020)

Analog Circuit Design
le: Steyaert, Michiel, et al.
Foilsithe: (2020)

Adaptive Digital Circuits for Power-Performance Range beyond Wide Voltage Scaling
le: Jain, Saurabh, et al.
Foilsithe: (2020)

Symbolic Parallelization of Nested Loop Programs
le: Tanase, Alexandru-Petru, et al.
Foilsithe: (2020)

Advanced Techniques for Power, Energy, and Thermal Management for Clustered Manycores
le: Pagani, Santiago, et al.
Foilsithe: (2020)

High-Level Modeling and Synthesis of Analog Integrated Systems
le: Martens, Ewout S. J., et al.
Foilsithe: (2020)

Optimized ASIP Synthesis from Architecture Description Language Models
le: Schliebusch, Oliver, et al.
Foilsithe: (2020)