New Data Structures and Algorithms for Logic Synthesis and Verification

QR kȏd

New Data Structures and Algorithms for Logic Synthesis and Verification

Spremljeno u:

Bibliografski detalji
Glavni autor:	Amaru, Luca Gaetano
Format:	Knjiga
Jezik:	English
Izdano:	Springer International Publishing 2020
Teme:	Engineering Circuits and Systems Processor Architectures Logic Design
Online pristup:	https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85724
Oznake:	Dodaj oznaku Bez oznaka, Budi prvi tko označuje ovaj zapis!

Thư viện lưu trữ:	Thư viện Trường Đại học Đà Lạt

Similar Items

ASIC/SoC Functional Design Verification. 1st ed. 2018
od: Mehta, Ashok B.
Izdano: (2020)

Introduction to Logic Circuits & Logic Design with VHDL
od: LaMeres, Brock J.
Izdano: (2020)

Introduction to Logic Circuits & Logic Design with Verilog
od: LaMeres, Brock J.
Izdano: (2020)

High-Level Synthesis
od: Coussy, Philippe, i dr.
Izdano: (2020)

Introduction to Logic Circuits & Logic Design with VHDL . 2nd ed.
od: LaMeres, Brock J.
Izdano: (2020)

Introduction to Logic Circuits & Logic Design with Verilog. 2nd ed.
od: LaMeres, Brock J.
Izdano: (2020)

From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators
od: Rahimi, Abbas, i dr.
Izdano: (2020)

Automated Validation & Verification of UML/OCL Models Using Satisfiability Solvers
od: Przigoda, Nils, i dr.
Izdano: (2020)

Design of FPGA-Based Computing Systems with OpenCL. 1st ed. 2018
od: Waidyasooriya, Hasitha Muthumala, i dr.
Izdano: (2020)

Testing of Interposer-Based 2.5D Integrated Circuits
od: Wang, Ran, i dr.
Izdano: (2020)

Quick Start Guide to Verilog. 1st ed.
od: LaMeres, Brock J.
Izdano: (2020)

Fundamentals of Electronic Systems Design
od: Lienig, Jens, i dr.
Izdano: (2020)

Quick Start Guide to VHDL. 1st ed.
od: LaMeres, Brock J.
Izdano: (2020)

Formal Verification of Simulink/Stateflow Diagrams
od: Zhan, Naijun, i dr.
Izdano: (2020)

Low-Power Design and Power-Aware Verification. 1st ed. 2018
od: Khondkar, Progyna
Izdano: (2020)

Embedded Software Verification and Debugging
od: Lettnin, Djones, i dr.
Izdano: (2020)

Logic synthesis and verification algorithms
od: Hachtel, Gary D
Izdano: (2006)

Data-Driven Modeling of Cyber-Physical Systems using Side-Channel Analysis
od: Chhetri, Sujit Rokka, i dr.
Izdano: (2020)

Advanced Logic Synthesis. 1st ed. 2018
od: Reis, André Inácio, i dr.
Izdano: (2020)

Formal System Verification. 1st ed. 2018
od: Drechsler, Rolf
Izdano: (2020)

Electromigration Inside Logic Cells
od: Posser, Gracieli, i dr.
Izdano: (2020)

Functional Verification of Programmable Embedded Architectures
od: Mishra, Prabhat, i dr.
Izdano: (2020)

Emerging Technology and Architecture for Big-data Analytics
od: Chattopadhyay, Anupam, i dr.
Izdano: (2020)

Fuzzy Logic Based Power-Efficient Real-Time Multi-Core System
od: Ahmed, Jameel, i dr.
Izdano: (2020)

Separation Logic for High-level Synthesis
od: Winterstein, Felix
Izdano: (2020)

Circuit and Interconnect Design for RF and High Bit-rate Applications
od: Veenstra, Hugo, i dr.
Izdano: (2020)

Timing Performance of Nanometer Digital Circuits Under Process Variations
od: Champac, Victor, i dr.
Izdano: (2020)

Design Techniques for Mash Continuous-Time Delta-Sigma Modulators
od: Liu, Qiyuan, i dr.
Izdano: (2020)

Reliable and Energy Efficient Streaming Multiprocessor Systems
od: Das, Anup Kumar, i dr.
Izdano: (2020)

Simulation and Optimization of Digital Circuits
od: Melikyan, Vazgen
Izdano: (2020)

Trusted Digital Circuits
od: Salmani, Hassan
Izdano: (2020)

Physically Unclonable Functions
od: Halak, Basel
Izdano: (2020)

Deep In-memory Architectures for Machine Learning
od: Kang, Mingu, i dr.
Izdano: (2020)

Energy Efficient High Performance Processors
od: Haj-Yahya, Jawad, i dr.
Izdano: (2020)

Analog Circuit Design
od: Steyaert, Michiel, i dr.
Izdano: (2020)

Adaptive Digital Circuits for Power-Performance Range beyond Wide Voltage Scaling
od: Jain, Saurabh, i dr.
Izdano: (2020)

Symbolic Parallelization of Nested Loop Programs
od: Tanase, Alexandru-Petru, i dr.
Izdano: (2020)

Advanced Techniques for Power, Energy, and Thermal Management for Clustered Manycores
od: Pagani, Santiago, i dr.
Izdano: (2020)

High-Level Modeling and Synthesis of Analog Integrated Systems
od: Martens, Ewout S. J., i dr.
Izdano: (2020)

Optimized ASIP Synthesis from Architecture Description Language Models
od: Schliebusch, Oliver, i dr.
Izdano: (2020)