New Data Structures and Algorithms for Logic Synthesis and Verification

QRコード

New Data Structures and Algorithms for Logic Synthesis and Verification

保存先:

書誌詳細
第一著者:	Amaru, Luca Gaetano
フォーマット:	図書
言語:	English
出版事項:	Springer International Publishing 2020
主題:	Engineering Circuits and Systems Processor Architectures Logic Design
オンライン･アクセス:	https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85724
タグ:	タグ追加タグなし, このレコードへの初めてのタグを付けませんか!

Thư viện lưu trữ:	Thư viện Trường Đại học Đà Lạt

類似資料

ASIC/SoC Functional Design Verification. 1st ed. 2018
著者:: Mehta, Ashok B.
出版事項: (2020)

Introduction to Logic Circuits & Logic Design with VHDL
著者:: LaMeres, Brock J.
出版事項: (2020)

Introduction to Logic Circuits & Logic Design with Verilog
著者:: LaMeres, Brock J.
出版事項: (2020)

High-Level Synthesis
著者:: Coussy, Philippe, 等
出版事項: (2020)

Introduction to Logic Circuits & Logic Design with VHDL . 2nd ed.
著者:: LaMeres, Brock J.
出版事項: (2020)

Introduction to Logic Circuits & Logic Design with Verilog. 2nd ed.
著者:: LaMeres, Brock J.
出版事項: (2020)

From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators
著者:: Rahimi, Abbas, 等
出版事項: (2020)

Automated Validation & Verification of UML/OCL Models Using Satisfiability Solvers
著者:: Przigoda, Nils, 等
出版事項: (2020)

Design of FPGA-Based Computing Systems with OpenCL. 1st ed. 2018
著者:: Waidyasooriya, Hasitha Muthumala, 等
出版事項: (2020)

Testing of Interposer-Based 2.5D Integrated Circuits
著者:: Wang, Ran, 等
出版事項: (2020)

Quick Start Guide to Verilog. 1st ed.
著者:: LaMeres, Brock J.
出版事項: (2020)

Fundamentals of Electronic Systems Design
著者:: Lienig, Jens, 等
出版事項: (2020)

Quick Start Guide to VHDL. 1st ed.
著者:: LaMeres, Brock J.
出版事項: (2020)

Formal Verification of Simulink/Stateflow Diagrams
著者:: Zhan, Naijun, 等
出版事項: (2020)

Low-Power Design and Power-Aware Verification. 1st ed. 2018
著者:: Khondkar, Progyna
出版事項: (2020)

Embedded Software Verification and Debugging
著者:: Lettnin, Djones, 等
出版事項: (2020)

Logic synthesis and verification algorithms
著者:: Hachtel, Gary D
出版事項: (2006)

Data-Driven Modeling of Cyber-Physical Systems using Side-Channel Analysis
著者:: Chhetri, Sujit Rokka, 等
出版事項: (2020)

Advanced Logic Synthesis. 1st ed. 2018
著者:: Reis, André Inácio, 等
出版事項: (2020)

Formal System Verification. 1st ed. 2018
著者:: Drechsler, Rolf
出版事項: (2020)

Electromigration Inside Logic Cells
著者:: Posser, Gracieli, 等
出版事項: (2020)

Functional Verification of Programmable Embedded Architectures
著者:: Mishra, Prabhat, 等
出版事項: (2020)

Emerging Technology and Architecture for Big-data Analytics
著者:: Chattopadhyay, Anupam, 等
出版事項: (2020)

Fuzzy Logic Based Power-Efficient Real-Time Multi-Core System
著者:: Ahmed, Jameel, 等
出版事項: (2020)

Separation Logic for High-level Synthesis
著者:: Winterstein, Felix
出版事項: (2020)

Circuit and Interconnect Design for RF and High Bit-rate Applications
著者:: Veenstra, Hugo, 等
出版事項: (2020)

Timing Performance of Nanometer Digital Circuits Under Process Variations
著者:: Champac, Victor, 等
出版事項: (2020)

Design Techniques for Mash Continuous-Time Delta-Sigma Modulators
著者:: Liu, Qiyuan, 等
出版事項: (2020)

Reliable and Energy Efficient Streaming Multiprocessor Systems
著者:: Das, Anup Kumar, 等
出版事項: (2020)

Simulation and Optimization of Digital Circuits
著者:: Melikyan, Vazgen
出版事項: (2020)

Trusted Digital Circuits
著者:: Salmani, Hassan
出版事項: (2020)

Physically Unclonable Functions
著者:: Halak, Basel
出版事項: (2020)

Deep In-memory Architectures for Machine Learning
著者:: Kang, Mingu, 等
出版事項: (2020)

Energy Efficient High Performance Processors
著者:: Haj-Yahya, Jawad, 等
出版事項: (2020)

Analog Circuit Design
著者:: Steyaert, Michiel, 等
出版事項: (2020)

Adaptive Digital Circuits for Power-Performance Range beyond Wide Voltage Scaling
著者:: Jain, Saurabh, 等
出版事項: (2020)

Symbolic Parallelization of Nested Loop Programs
著者:: Tanase, Alexandru-Petru, 等
出版事項: (2020)

Advanced Techniques for Power, Energy, and Thermal Management for Clustered Manycores
著者:: Pagani, Santiago, 等
出版事項: (2020)

High-Level Modeling and Synthesis of Analog Integrated Systems
著者:: Martens, Ewout S. J., 等
出版事項: (2020)

Optimized ASIP Synthesis from Architecture Description Language Models
著者:: Schliebusch, Oliver, 等
出版事項: (2020)