Formal Verification of Simulink/Stateflow Diagrams
Đã lưu trong:
Những tác giả chính: | Zhan, Naijun, Wang, Shuling, Zhao, Hengjun |
---|---|
Format: | Bog |
Sprog: | English |
Udgivet: |
Springer International Publishing
2020
|
Fag: | |
Online adgang: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85873 |
Tags: |
Tilføj Tag
Ingen Tags, Vær først til at tagge denne postø!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
Lignende værker
-
Formal System Verification. 1st ed. 2018
af: Drechsler, Rolf
Udgivet: (2020) -
Invasive Computing for Mapping Parallel Programs to Many-Core Architectures. 1st ed. 2018
af: Weichslgartner, Andreas, et al.
Udgivet: (2020) -
Energy-Efficient Smart Temperature Sensors in CMOS Technology. 1st ed. 2018
af: Souri, Kamran, et al.
Udgivet: (2020) -
Neuro-inspired Computing Using Resistive Synaptic Devices
af: Yu, Shimeng
Udgivet: (2020) -
Circadian Rhythms for Future Resilient Electronic Systems
af: Guo, Xinfei, et al.
Udgivet: (2020)