Formal Verification of Simulink/Stateflow Diagrams
Gorde:
Egile Nagusiak: | Zhan, Naijun, Wang, Shuling, Zhao, Hengjun |
---|---|
Formatua: | Liburua |
Hizkuntza: | English |
Argitaratua: |
Springer International Publishing
2020
|
Gaiak: | |
Sarrera elektronikoa: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85873 |
Etiketak: |
Etiketa erantsi
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
Antzeko izenburuak
-
Formal System Verification. 1st ed. 2018
nork: Drechsler, Rolf
Argitaratua: (2020) -
Invasive Computing for Mapping Parallel Programs to Many-Core Architectures. 1st ed. 2018
nork: Weichslgartner, Andreas, et al.
Argitaratua: (2020) -
Energy-Efficient Smart Temperature Sensors in CMOS Technology. 1st ed. 2018
nork: Souri, Kamran, et al.
Argitaratua: (2020) -
Neuro-inspired Computing Using Resistive Synaptic Devices
nork: Yu, Shimeng
Argitaratua: (2020) -
Circadian Rhythms for Future Resilient Electronic Systems
nork: Guo, Xinfei, et al.
Argitaratua: (2020)