Formal Verification of Simulink/Stateflow Diagrams
Spremljeno u:
Glavni autori: | Zhan, Naijun, Wang, Shuling, Zhao, Hengjun |
---|---|
Format: | Knjiga |
Jezik: | English |
Izdano: |
Springer International Publishing
2020
|
Teme: | |
Online pristup: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85873 |
Oznake: |
Dodaj oznaku
Bez oznaka, Budi prvi tko označuje ovaj zapis!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
Similar Items
-
Formal System Verification. 1st ed. 2018
od: Drechsler, Rolf
Izdano: (2020) -
Invasive Computing for Mapping Parallel Programs to Many-Core Architectures. 1st ed. 2018
od: Weichslgartner, Andreas, i dr.
Izdano: (2020) -
Energy-Efficient Smart Temperature Sensors in CMOS Technology. 1st ed. 2018
od: Souri, Kamran, i dr.
Izdano: (2020) -
Neuro-inspired Computing Using Resistive Synaptic Devices
od: Yu, Shimeng
Izdano: (2020) -
Circadian Rhythms for Future Resilient Electronic Systems
od: Guo, Xinfei, i dr.
Izdano: (2020)