Formal Verification of Simulink/Stateflow Diagrams
Sparad:
Huvudupphovsmän: | Zhan, Naijun, Wang, Shuling, Zhao, Hengjun |
---|---|
Materialtyp: | Bok |
Språk: | English |
Publicerad: |
Springer International Publishing
2020
|
Ämnen: | |
Länkar: | https://scholar.dlu.edu.vn/thuvienso/handle/DLU123456789/85873 |
Taggar: |
Lägg till en tagg
Inga taggar, Lägg till första taggen!
|
Thư viện lưu trữ: | Thư viện Trường Đại học Đà Lạt |
---|
Liknande verk
-
Formal System Verification. 1st ed. 2018
av: Drechsler, Rolf
Publicerad: (2020) -
Invasive Computing for Mapping Parallel Programs to Many-Core Architectures. 1st ed. 2018
av: Weichslgartner, Andreas, et al.
Publicerad: (2020) -
Energy-Efficient Smart Temperature Sensors in CMOS Technology. 1st ed. 2018
av: Souri, Kamran, et al.
Publicerad: (2020) -
Neuro-inspired Computing Using Resistive Synaptic Devices
av: Yu, Shimeng
Publicerad: (2020) -
Circadian Rhythms for Future Resilient Electronic Systems
av: Guo, Xinfei, et al.
Publicerad: (2020)