Applied formal verification
Formal verification is a powerful new digital design method. In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve re...
Сохранить в:
| Главный автор: | |
|---|---|
| Формат: | |
| Язык: | Undetermined |
| Опубликовано: |
New York
McGraw-Hill
2005
|
| Предметы: | |
| Метки: |
Добавить метку
Нет меток, Требуется 1-ая метка записи!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
| LEADER | 00912nam a2200217Ia 4500 | ||
|---|---|---|---|
| 001 | CTU_149025 | ||
| 008 | 210402s9999 xx 000 0 und d | ||
| 020 | |c 79.4 | ||
| 082 | |a 621.3815 | ||
| 082 | |b P462 | ||
| 100 | |a Perry, Douglas L. | ||
| 245 | 0 | |a Applied formal verification | |
| 245 | 0 | |c Douglas L. Perry, Harry D. Foster. | |
| 260 | |a New York | ||
| 260 | |b McGraw-Hill | ||
| 260 | |c 2005 | ||
| 520 | |a Formal verification is a powerful new digital design method. In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve real-world design problems. | ||
| 650 | |a Integrated circuits,Electronic circuits | ||
| 650 | |x Verification,Testing | ||
| 904 | |i Anh Phuong | ||
| 980 | |a Trung tâm Học liệu Trường Đại học Cần Thơ | ||