Applied formal verification
Formal verification is a powerful new digital design method. In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve re...
保存先:
| 第一著者: | Perry, Douglas L. |
|---|---|
| フォーマット: | 図書 |
| 言語: | Undetermined |
| 出版事項: |
New York
McGraw-Hill
2005
|
| 主題: | |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
類似資料
-
Counterfeit Integrated Circuits:
Detection and Avoidance
著者:: Tehranipoor, Mark, 等
出版事項: (2015) -
Formal Verification of Simulink/Stateflow Diagrams
著者:: Zhan, Naijun, 等
出版事項: (2020) -
Comprehensive functional verification the complete industry cycle
著者:: Wile, Bruce
出版事項: (2005) -
Microelectronic circuits
著者:: Sedra, Adel S.
出版事項: (1987) -
Microelectronic circuits
著者:: Sedra, Adel S.
出版事項: (2004)