Applied formal verification
Formal verification is a powerful new digital design method. In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve re...
Gorde:
| Egile nagusia: | |
|---|---|
| Formatua: | Liburua |
| Hizkuntza: | Undetermined |
| Argitaratua: |
New York
McGraw-Hill
2005
|
| Gaiak: | |
| Etiketak: |
Etiketa erantsi
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Izan zaitez lehena ohar bat uzten!