Applied formal verification
Formal verification is a powerful new digital design method. In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve re...
Enregistré dans:
| Auteur principal: | |
|---|---|
| Format: | Livre |
| Langue: | Undetermined |
| Publié: |
New York
McGraw-Hill
2005
|
| Sujets: | |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Soyez le premier à ajouter un commentaire!