Applied formal verification
Formal verification is a powerful new digital design method. In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve re...
保存先:
| 第一著者: | |
|---|---|
| フォーマット: | 図書 |
| 言語: | Undetermined |
| 出版事項: |
New York
McGraw-Hill
2005
|
| 主題: | |
| タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
このレコードへの初めてのコメントを付けませんか!