Applied formal verification
Formal verification is a powerful new digital design method. In this cutting-edge tutorial, two of the field's best known authors team up to show designers how to efficiently apply Formal Verification, along with hardware description languages like Verilog and VHDL, to more efficiently solve re...
Zapisane w:
| 1. autor: | |
|---|---|
| Format: | Książka |
| Język: | Undetermined |
| Wydane: |
New York
McGraw-Hill
2005
|
| Hasła przedmiotowe: | |
| Etykiety: |
Dodaj etykietę
Nie ma etykietki, Dołącz pierwszą etykiete!
|
| Thư viện lưu trữ: | Trung tâm Học liệu Trường Đại học Cần Thơ |
|---|
Napisz pierwszy komentarz!