Designing DDR3 SDRAM controller based on FPGA
Zapisane w:
| Język: | vie |
|---|---|
| Dostęp online: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=9222 |
| Etykiety: |
Dodaj etykietę
Nie ma etykietki, Dołącz pierwszą etykiete!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Podobne zapisy
-
Apacer aeolus DDR3 -1800 /
od: Amtech.com.vn. -
Logic Synthesis for FPGA-Based Control Units
od: Barkalov, Alexander, i wsp.
Wydane: (2020) - Building algorithm of circular interpolation for CNC controller based on FPGA
-
Die wissenschaflichtechnische revolution in der industrie der DDR
Wydane: (1967) -
FPGA Design:
Best Practices for Team-based Reuse
od: Simpson, Philip Andrew
Wydane: (2015)