Designing DDR3 SDRAM controller based on FPGA
Guardat en:
| Idioma: | vie |
|---|---|
| Accés en línia: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=9222 |
| Etiquetes: |
Afegir etiqueta
Sense etiquetes, Sigues el primer a etiquetar aquest registre!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Ítems similars
-
Apacer aeolus DDR3 -1800 /
per: Amtech.com.vn. -
Logic Synthesis for FPGA-Based Control Units
per: Barkalov, Alexander, et al.
Publicat: (2020) - Building algorithm of circular interpolation for CNC controller based on FPGA
-
Die wissenschaflichtechnische revolution in der industrie der DDR
Publicat: (1967) -
FPGA Design:
Best Practices for Team-based Reuse
per: Simpson, Philip Andrew
Publicat: (2015)