Designing DDR3 SDRAM controller based on FPGA
Đã lưu trong:
| Teanga: | vie |
|---|---|
| Rochtain Ar Líne: | https://dlib.udn.vn/module/chi-tiet-sach?RecordID=9222 |
| Clibeanna: |
Cuir Clib Leis
Gan Chlibeanna, Bí ar an gcéad duine leis an taifead seo a chlibeáil!
|
| Thư viện lưu trữ: | Trung tâm Công nghệ thông tin và Học liệu số, Đại học Đà Nẵng |
|---|
Míreanna Comhchosúla
-
Apacer aeolus DDR3 -1800 /
le: Amtech.com.vn. -
Logic Synthesis for FPGA-Based Control Units
le: Barkalov, Alexander, et al.
Foilsithe: (2020) - Building algorithm of circular interpolation for CNC controller based on FPGA
-
Die wissenschaflichtechnische revolution in der industrie der DDR
Foilsithe: (1967) -
FPGA Design:
Best Practices for Team-based Reuse
le: Simpson, Philip Andrew
Foilsithe: (2015)